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 
Abstract— Gate controllable electronic trap detection method 
has been demonstrated by regulating the gate potential of MIS 
devices. This method is based on shift of capacitance–voltage 
(CV) curve as well as flatband voltage (VFB) measure in <10 µs 
due to injection or ejection of electrons through the metal gate. 
Using this method, an electronic trap energy distribution was 
measured in the HfO2 dielectric film and it confirms a maximum 
number of traps (ߡNT) of 1.7×10
12 cm-2 corresponding to an 
energy level (ߡEIL) of 0.45 eV above silicon conduction band (Si-
ECB). In comparison, ZrO2-based MIS devices showed a broader 
distribution of electronic traps throughout the band gap. 
However, HfO2 contained more than 60% traps in deep level 
compared to 50% in ZrO2, which establishes the effects of 
material variation. 
 
Index Terms—Electronic traps, metal insulator semiconductor 
(MIS), energy level (EIL), silicon conduction band (Si ECB). 
I. INTRODUCTION 
t is desirable to operate floating gate flash memory devices 
using the gate controllable method that increases reliability 
and endurance[1], [2],[3] and reduces inter-cell interference as 
the devices are scaled down[4]–[9]. The performance of gate 
controllable memory devices depends on the number of traps 
available in the floating gate, which is mostly fabricated with 
dielectric materials that contain a large number of electronic 
traps[10]. Hence, it is important to characterize the traps in 
dielectrics before fabricating flash memory devices. Several 
methods to detect traps in dielectrics have been proposed[11]–
[13]. However, most of these methods are based on channel 
injection mechanism. The channel injection mechanism[14], 
[15] is useful but requires devices with FET architecture, 
where the floating gate dielectrics are located on an additional 
SiO2 layer.  
In this work, we present a gate-controllable (GC) charge 
injection and ejection method in combination with high-speed 
capacitance–voltage measurement to locate the traps in 
dielectric films by using two-terminal MIS structure. The 
high-speed-CV measurement was performed after every 
erase/program (E/P) operation to detect the trap distribution 
due to a shift in VFB. Moreover, a major advantage of this 
method is that it is independent of the band bending in silicon, 
thus eliminating the contribution due to substrate or interface 
defects. In addition, the GC method is capable of measuring 
the trapped charges throughout the bulk dielectric by 
regulating the E/P voltage or injection time. Using this 
method, many CV curves were measured and the shift in VFB 
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for different E/P pulses was analyzed; this extracted the 
distribution of traps in wide band gap dielectrics such as HfO2 
as well as ZrO2 and compared, which identifies the effects of 
material variation. 
II. DEVICE FABRICATION 
Fig 1(a) demonstrates the structure of gate-controllable MIS 
where Al-metal and p-type silicon (4.8 Ω.cm-1) were used as 
top electrode and bottom semiconductor respectively. The 
MIS devices were fabricated using two (HfO2[16] and 
ZrO2[17]) different types of dielectrics followed by sol-gel 
processed technique. The spin-coated film was heated 
immediately at 200 ºC for 1 min. The typical thickness of the 
dielectric films was 30 nm. All films were subjected to 900 ºC 
for 1 h. The top electrode contact was fabricated by thermally 
depositing 200 nm thick Al-metal through a shadow mask. 
The large area ohmic back contact was formed by using silver 
paint for the purpose of electrical measurement. 
III. RESULTS AND DISCUSSION 
CV measurement was performed on an MIS device (HfO2) 
at different frequency (1–100 kHz) domains by using the LCR 
(HIOKI 3532) meter (Fig. 1b). The device showed a large 
hysteresis in CV curve with a ߡVFB of 1.8 V for a gate sweep 
voltage of ± 5 V, which corresponds to an electronic trap 
density of 1.9×10
12
 cm
-2
. The ߡVFB is independent of the 
measurement frequency. Moreover, the device showed a 
donor-like trap density since an opposite VFB shift was 
observed with respect to polarity of the gate bias. For 
example, a positive change in VFB was obtained when the gate 
voltage was swept from -5 V to +5 V and vice versa. These 
devices are gate-controlled, where the charge injection or trap 
occupancy is determined by Fermi level of the metal gate. 
Such devices are highly useful for memory device applications 
due their gate controlling nature. 
 
 
 
Fig 1: (a) Schematic structure of MIS device with HfO2 film on silicon 
substrate (p-Si). The molecular structure is created by using the VESTA 
(https://jp-minerals.org/). (b) The CV curve was measured at different 
frequency domain by sweeping the gate potential from -5 V to +5 V and back. 
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The electronic band diagram[18], [19] of the MIS structure 
that was used to characterize electronic trap states in wide 
band gap dielectrics is illustrated in Fig. 2(a). The electron 
affinity of the metal, dielectric and semiconductor are defined 
as ɸM, χ and ɸSi respectively. The Fermi level difference 
between the metal and silicon is EF (Al–Si) = 0.7 eV. The 
grey-shaded region demonstrates the completely-filled trap 
state upto the metal Fermi level (EF of Al). Some of these 
traps are inaccessible; hence, it is difficult to remove electrons 
due to their location at deeper levels of the energy band. 
Initially, a high positive gate voltage (Vg >> 0) was applied 
for an extended time period to release electrons from the trap 
states through the metal Fermi level upto the silicon Fermi 
level as shown in Fig 2(b). The triangular yellow-shaded 
region indicates the accessible traps in the dielectric that can 
be unfilled. The electronic traps that are located below the 
yellow region (grey) are called deep level or inaccessible 
traps. 
 
 
 
Fig. 2. Energy band diagram of the MIS devices at different biasing condition. 
(a) Illustration of flatband condition before applying any potential. (b) During 
discharge of electronic traps a positive gate voltage (Vg > 0) is applied, 
where, the yellow shaded region indicating the accessible traps in the 
dielectric. (c) The band bending during injection of electron to trap states due 
to negative gate bias (Vg < 0) for a longer time. 
 
First the band diagram with a trap at location ΔEIL (eV) 
from the Si conduction band was drawn for flat band condition 
as similar to method was adopted for the shift of threshold 
voltage (Vth) of TFT [12]. When a program voltage is applied 
(longer time), the band diagram was redrawn with the average 
trap location shifted in energy. By matching the shifted trap 
location with the Fermi level of the metal, the original energy 
value ΔEIL (eV) could be calculated. This was repeated for 
every program voltage. The mean positions of the accessible 
traps (EIL) are measured from the silicon conduction band 
edge (Si-ECB). For example, during the application of a large 
+Ve gate voltage (Vg >> 0), all the accessible traps become 
empty due to removal of electron from the dielectric layer; 
hence, the mean position of the trap state is equivalent to ∆EIL 
= Vg/2. However, the accessible traps that are located above 
the Si-ECB can be filled through injecting electrons by 
applying a negative gate voltage (injection voltage). The band 
bending of MIS changes according to amplitude of the 
injection voltage as shown in Fig. 2(c). In this scenario, the 
measured ∆EIL = [Vg-(Si-EBB)-(Si-ECB−F )]/2, where Si-EBB is 
the silicon band bending of 0.3 eV and Si-ECB−F indicates the 
difference between the silicon Fermi level and conduction 
band (~ 0.8V). Using the gate-controlling method, the 
electronic trap energy density spectrum was measured in the 
wide band gap dielectric films. 
The GC method was verified using sequential emission and 
injection charges through the gate electrode (Fig 3a). Initially, 
a positive gate voltage (Inset: +V1) was applied to the MIS 
device to remove electrons from the trap state. Hence, the CV 
curve and corresponding VFB were moved towards the 
negative direction in the voltage axis. This confirms the 
removal of electrons from the trap states. Following this, an 
injection voltage (-V1) of -10 V was applied to fill the trap 
states. The CV curve was measured using a triangular voltage 
pulse[20] (< 10 µs) after every injection pulse (Inset of Fig 
3a). The device displayed a chronological shift in VFB after 
each application of -V1 (Fig 3b). Within 10 s, a large number 
of traps (ߡNT) got filled by electrons and hence, the change in 
VFB turned towards saturation. This implies the availability of 
a large number of gate-controllable traps in HfO2 dielectrics. 
The ߡNT in a particular trap energy state (ߡEIL) is calculated 
by using, ߡNT = (Cox × ߡVFB)/qA[21], where Cox is the 
accumulation capacitance dielectric, ߡVFB is the difference in 
flatband voltage between two states, q is the electronic charge 
and A is area of the device.  
 
 
 
Fig. 3. (a) The CV curve is measured on HfO2 based MIS devices after 
application of every injection voltage pulse (-V1 = -10 V) till 10 s. Inset: The 
CV curve was measured by applying the triangular voltage pulses. (b) Change 
in VFB and ߡNT due to application of –V1 at different time (t = 1-10
4 ms). 
 
A sequential decrease in V1 was applied to the MIS device 
for longer time duration (t = 10
4 
s) to detect the different level 
electronic trap states (Fig 4a). Simultaneously, the CV curve 
was measured at every injection point. Before applying V1, the 
accessible traps were completely unfilled by applying +10 V 
for 10
4
 s. A complete unfilled depth of traps level is confirmed 
once the shift of flatband voltage (ߡVFB) is stopped in-spite of 
applying higher V1 for very longer time. For example, the VFB 
for final three consecutive points at t = 10
2
, 10
3
 and 10
4 
s are 
same as 11.36 V when the charging voltage is 6 V. Then, the 
injection process was initiated by applying V1. It was observed 
that VFB shifts towards the positive voltage with respect to 
negative of V1 and vice versa. Such a VFB shift also confirms 
the gate-controllable mechanism of the device to detect 
electronic traps. The electronic traps usually become saturated 
when the injection time period is long enough (t > 100 s). For 
example, ߡVFB for the last three successive data points at t = 
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8000, 9000 and 10000 s were similar to -3.1 V, when the 
applied injection voltage was V1 = -4 V. A bar plot is shown 
in Fig 4b, which compares discrete categories of ߡVFB at three 
different time. Such ߡVFB is collected when V1 is applied for 
longer time duration. Moreover, the traps normally get 
saturated within 100 s; hence, the ߡVFB is similar even after 
application of V1 for 10
4 
s. The ߡVFB keeps increasing by 
lowering the V1. The highest ߡVFB of 1.8 V was obtained 
when a V1 = -2 V was applied for 10
4 
s. 
 
 
 
Fig. 4. (a) Different flatband position due to injection of charge to HfO2 
dielectric by applying the injection voltage (V1) from 6 V to -6 V for 10
4 s. (b) 
Shift ߡVFB with respect to V1 measured for different injection time. 
 
 
 
Fig. 5. (a) Spectral energy distribution of electronic trap state compared for 
different injection time for HfO2 dielectric. (b) A cumulative trap density is 
extracted with respect to energy level of traps for the different injection time. 
 
 
 
Fig. 6. (a) Distribution of traps energy and cumulative trap density at different 
energy levels for ZrO2 dielectric. 50 % of traps are located above the Si-ECB. 
(b) Comparison of trap energy spectrum for HfO2 and ZrO2 dielectric. 
 
It was observed that the number of electronic traps increases 
with respect to the negative injection voltage (< V1). A 
maximum number of electronic traps (ߡNT = 1.7×10
12
 cm
-2
) in 
the HfO2 dielectric film are accessible with V1 = -2 V, which 
corresponds to a ∆EIL at 0.45 eV[12] that is above Si-ECB. The 
ߡNT reduces with even decrease in V1. Hence, entire 
electronic trap energy spectrum was measured by using the 
gate-controlling method. An accumulative number of traps 
were calculated with respect to ∆EIL (Fig. 5b). It was observed 
that only 40 % traps were available above Si-ECB, which is 
also referred to as shallow level traps. However, a large 
number of traps (~ 60%) were available below Si-ECB, also 
called as deep level traps in the dielectric that are highly useful 
for flash memory applications. Hence, all shallow and deep 
level traps were measured in the HfO2 dielectric materials by 
using the GC method. 
TABLE I 
ELECTRONIC TRAP MEASUREMENT METHOD COMPARISON 
Electronic Trap 
Measurement Method 
Trap Energy 
[ZrO2 & HfO2]
Ω 
Number of Traps 
[ZrO2 & HfO2]
E 
Ref. 
C-f Modeling 0.1 & 0.1 1 & 4 [22] 
gm-f # & # # & 3 [23]
 
Photoluminescence # & 1.1 # & < 4 [24] 
Multilayer 0.6 & 0.70 .04 & 1.3 [25] 
DMP technique  
Gate-Controllable 
# & 0.45 
1.95 & 0.45 
# & 2 
2.3 & 1.7 
[12] 
* 
Ω = Unit: eV; E = Unit: (×1012) cm-2 eV-1; # = Data is not available; * = 
Present work. 
An electronic trap energy spectrum was also measured in 
the ZrO2 dielectric film by using the gate-controllable 
electronic trap detection method (Fig. 6a). This dielectric 
demonstrated a wide distribution of electronic trap energy 
(ߡEIL) of -3 eV, -1.5 eV, -0.5 eV, 0.45 eV and 1.95 eV 
corresponding to the traps density  0.8×10
12
, 0.7×10
12
, 1×10
12
, 
0.7×10
12
 and 2.3×10
12
 cm
-2
 respectively. Initial three peaks 
were above and remaining two peaks are located below Si-
ECB. The accumulative electronic trap distribution confirmed 
that nearly 50 % electronic traps are situated above Si-ECB. 
The maximum numbers of electronic traps were located at 
energy of 1.95 eV, which is much higher than the HfO2 
dielectric (Fig. 6b). Also, the cumulative electronic trap 
density is slightly higher in ZrO2 than the HfO2 due to 
availability of higher number electronic traps in energy 
spectrum (peak at 0.45 eV for HfO2 and 1.95 eV for ZrO2). 
The obtain result from gate-controlling trap detection method 
is also compared with other detection method (TABLE I), 
which shows these traps characteristics are in good agreement 
with previous report on same dielectric[12]. However, the 
number of deep level traps in ZrO2 was lower than the HfO2 
dielectric film. Thus, using the gate-controlling electronic trap 
detection method, the electronic trap energy spectrum of HfO2 
and ZrO2 dielectrics was measured and compared.  
IV. CONCLUSION 
A highly sensitive gate controllable trap detection method is 
demonstrated to detect shallow and deep level electronic traps 
in dielectrics. The method is simple, independent of substrate 
material and captures the trap energy signature in dielectrics; 
this can assist in material selection during technology 
development. Using this method, trap energy distributions in 
HfO2 and ZrO2 dielectrics were extracted and compared. The 
maximum number of traps was detected at an energy level of 
0.45 eV, which is above the Si-ECB for HfO2 dielectrics. On 
the other hand, ZrO2 dielectric comprises of wide distribution 
of electronic traps. Moreover, HfO2 shows a large number of 
deeper level traps compared to ZrO2. Such an electronic trap 
energy spectrum is highly useful for characterizing the 
performance of charge-trapping memory devices.  
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